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SUMMARY
The objective of the dissertation is to combine the recent Mixed-Mode reliability stress stud-
ies in silicon-germanium (SiGe) heterojunction bipolar transistors (HBTs). The thesis starts with
a review of SiGe HBT fundamentals, development trends, and the conventional reliability stress
paths used in industry, following which the new stress path, Mixed-Mode stress, is introduced.
Chapter 2 is devoted to an in-depth discussion of damage mechanisms that includes the impact ion-
ization effect and the self-heating effect. Chapter 3 goes onto the impact ionization effect using
two-dimensional calibrated MEDICI simulations. Chapter 4 assesses the reliability of SiGe HBTs
in extreme temperature environments by way of comprehensive experiments and MEDICI simula-
tions. A comparison of the device lifetimes for reverse-EB stress and mixed-mode stress indicates
different damage mechanisms govern these phenomena. The thesis concludes with a summary of
the project and suggestions for future research in chapter 5.
This dissertation covers the following topics:
1. Introduces a new mixed-mode stress technique: time cumulative stress (Chapter II, also pub-
lished in [23] and [24]).
2. Identifies impact ionization effects in the stress damage (Chapter II, also published in [23]
and [24]).
3. Investigates for the first time mixed-mode damage using TCAD simulations at both room
temperature and cryogenic temperatures (Chapter III and IV, also published in [23][24][62]).
4. Analyzes for the first time impact of self-heating on mixed-mode stress response, and identi-
fies a temperature triggered damage threshold (Chapter II, will be published in [25]).
5. Explains the geometrical scaling issues in mixed-mode stress and explores mixed-mode stress
reliability scaling trends (Chapter II, will be published in [25]).





Since the invention of transistor in 1947, there has been an unprecedented expansion of semi-
conductor industry. As reported by the Semiconductor Industry Association (SIA), worldwide sales
of semiconductors reached a new record of $213 billion in 2004, a 28% increase over the $166.4
billion in 2003. For the first six months of 2005, global microchip sales totaled $109.0 billion, an
increase of 6.5% over the first six months of 2004. Today, the electronics industry is among the
largest industries in many nations. The importance of microelectronics for the economic and social
development worldwide continues to grow.
The development of new semiconductor technology has also seen a tremendous and steady
progress in the past 50 years, and many new types of transistors have joined the semiconductor
family. One of these is the silicon-germanium (SiGe) heterojunction bipolar transistor (HBT). In
the evolution of semiconductor technology new transistors have continued to reduce in size over
time, providing higher circuit speeds, higher packing densities, and lower power consumption.
Consequently, modern electronic systems are far more powerful, cheaper, and smaller than their
predecessors.
1.1 SiGe HBTs
During the past several years SiGe HBT technology has entered the global semiconductor elec-
tronics market with a bang, quickly becoming one of the fastest growing sectors in the semicon-
ductor industry. There are two main reasons for this boom in SiGe technology. One is that the
performance characteristics of SiGe devices are ideal for a broad range of emerging applications.
SiGe devices have high current gain, high speed, low noise and low power dissipation. The other
reason, which is actually the biggest attraction of SiGe HBT technology, is that SiGe HBTs can be
easily integrated with conventional digital silicon chips. This has been termed SiGe bipolar com-
plementary metal-oxide semiconductor (SiGe BiCMOS) technology. The SiGe chip is not only
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cheaper, but also naturally offers a better solution in emerging system-on-chip (SOC) and system-
on-package (SOP) ICs than III-V compound transistors.
The outstanding performance of SiGe HBT, particularly in terms of current gain (β), early
voltage (VA), and cutoff frequency (fT ), can best be explained by examining a schematic en-
ergy bandgap diagram. The more the amount of Ge is introduced into Si, due to the difference
in bandgaps of two elements, the smaller the bandgap of the resulting alloy is. The standard rule
of thumb for SiGe device design is 74 meV/percent of Ge (mole fraction), which represents an ac-
ceptable approximation across the practical range of 0-30% Ge content used in transistor design [1].
Figures 1 and 2 illustrate a typical SiGe npn HBT with linearly graded base and constant doping in
emitter, base and collector.
Figure 1: Energy band diagram for a Si BJT and graded-base SiGe HBT.
Here, Egb0 is the bandgap for Si material under low-doping, 4E
app
gb is the bandgap narrowing in-
duced by heavy doping, 4Eg,Ge(x) is the Ge-induced bandgap offset at position x, and 4Eg,Ge(grade)
=4Eg,Ge(Wb)−4Eg,Ge(0). With a lower potential barrier, the injection of electrons from the emit-
ter into the base increases exponentially for the same applied VBE . Thus, the collector current and
current gain both increase while the base current remains unchanged. The current ratio between
2
Figure 2: Schematic base bandgap in a SiGe HBT with a linearly graded Ge profile.










where γ is the effective density of states ratio between SiGe and Si, and η is the minority carrier
diffusion ratio between SiGe and Si [1]. The early voltage VA increases since the smaller base
bandgap near the collector-base junction suppresses the neutral base depletion for increasing applied










The base transit time decreases since the graded energy bandgap could generate a "quasi-electric"
field to accelerate charged carriers in the base. The base current is now composed by not only the
diffusion current but also the drift current. Hence, a higher cut-off frequency (fT ) is achieved. The











1.2 SiGe HBT Performance Trends
Although SiGe technology is a new star in the semiconductor world, the concept of SiGe HBT
is almost as old as the invention of the transistor itself. In the first transistor patent, Shockley
mentioned combining Si and Ge to form a SiGe HBT. In 1957, Kroemer pioneered the theory of
HBT [2]. However, the early HBTs were manufactured using III-V compound semiconductors, like
gallium-arsenide (GaAs) and indium phosphide (InP), because effective heterojunction formation
requires two semiconductors with similar lattice spacing. Unfortunately, Ge has a larger lattice con-
stant than Si, with a lattice mismatch of roughly 4.2%. It was 30 years before the concept could be
realized practically due to material growth limitations. Device-quality SiGe films were first achieved
in the mid-1980s using ultra-high vacuum/chemical vapor deposition (UHV/CVD) techniques [3].
Once this obstacle was overcome, SiGe technology was ready to enter its golden age. Figures 3




















Figure 3: Representative cross-section of the first- and second-generation SiGe HBTs.
fT ) SiGe HBT demonstrated by IBM in 1990 [4]. The year 2001 was a milestone. During the first
six months, the second-generation (120 GHz peak fT ) SiGe HBT was successfully fabricated [5],
followed almost immediately, in November, by breaking the 200 GHz peak fT barrier, thus intro-
ducing the third-generation SiGe HBT [6]. Today, the peak fT of state-of-the-art SiGe HBTs is
even higher, reportedly as high as 350 GHz [7]. Table 1 lists the representative parameters for three
4
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Figure 4: Representative doping profile of the first-generation SiGe HBT.
distinct SiGe HBT generations.
As SiGe HBT technology evolves, optimized lateral and vertical scaling is being used to obtain
an improved frequency response. To suppress the Kirk effect and the heterojunction barrier effect,
the collector doping has been increased. Thus, as shown in the Table 1, the collector current density
(JC ) at the peak cutoff frequency (fT ) rises with scaling. However, the increased collector doping
needed to sustain this performance gain unfortunately produces a strong increase in the collector-
base junction electric field, which in turn increases impact ionization, raising concerns for device
Table 1: Representative parameters for three distinct IBM SiGe HBT BiCMOS technology gener-
ations (after [1]).
Parameter First (5HP) Second (7HP) Third (8HP)
WE,eff (µm) 0.42 0.18 0.13
peak β 100 200 400
VA (V) 65 120 >150
BVCEO (V) 3.3 2.5 1.7
BVCBO (V) 10.5 7.5 5.5
peak fT (GHz) 47 120 207
peak fmax (GHz) 65 100 285
5
reliability.
The other potential reliability issue arises due to the self-heating effect. Several studies have
reported measurements of the thermal resistance of SiGe HBTs [8]-[12]. The results show that
thermal resistance increases as the transistor feature size scales down. This is due to the smaller
cross-sectional area enclosed by a deep-trench, which effectively pinches the heat flux towards the
substrates. For the same power input, the larger thermal resistance leads to severe junction temper-
atures. Thus, some device degradation mechanisms will be accelerated, and the device lifetime is
likely to be shorter.
1.3 The Reliability Stress
The reliability of devices is one of the most critical issues in circuit and system design. The
device must be proven to be both robust and reliable under typical circuit operating conditions.
That is, the circuits and, most importantly, the systems constructed from those circuits, must not
wear out or degrade to a level at which they will fail in the field over the functional life of the
system [13].
How is the "reliability" of a transistor defined? Or, how is it possible to ensure the adequate re-
liability of a transistor? The answer is that one can subject devices to extreme operating conditions,
known as "accelerated" conditions, for a given length of time. The "reliability" of the transistor is
then defined in terms of the measured change in a given defined device metric after a given amount
of time under stress (e.g. the stress time it takes to produce a decrease in current gain of 10%).
From this time-dependent stress data, an extrapolated "lifetime" of the technology can be projected.
If the projected lifetime greatly exceeds the intended system life of the part, then all is well and the
device is considered to be reliable [13].
Given there are different damage mechanisms, research into reliability stress has historically
proceeded along two paths in bipolar technology, namely high forward collector current density
(JC ) stress [14]-[16] and the reverse-bias emitter-base (EB) junction stress [17]-[19].
Typically high forward JC stress is examined under a large JC near peak fT at elevated temper-
atures (e.g. 140 ◦C). The excess base current leakage is generally attributed to the electromigration-
induced pressure on the emitter contact, resulting in a decrease in collector current with increasing
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stress time and consequently current gain degradation. Recently, Rieh et al. [20] demonstrated that
much higher current levels, for example, 4 × JC at peak fT , damage devices much faster leading
to projected lifetimes that were almost the same as those predicted by extrapolations of lower level
current density stress.
Reverse EB stress is generally examined under high reverse EB bias at reduced temperatures
(e.g. -40 ◦C). Here, the stress-induced hot electrons (or holes [18]) are injected into the EB spacer
oxide, thereby introducing generation/recombination (G/R) center traps that lead to excess non-ideal
base current and current gain degradation as well as increased low-frequency noise [21].
Recently, a new damage pattern induced by so-called "mixed-mode" stress was reported in [22]
for the first-generation SiGe HBTs where a high voltage is applied to the collector-base junction at
the same time as a high forward current is flowed through the device under test (DUT). Post-stress
base current leakages were observed for both forward-mode Gummel and inverse-mode Gummel
characteristics, indicating a new damage mechanism that is fundamentally different to the conven-
tional stresses described above. Thus, several questions arise: What is the damage mechanism?
Does the ambient temperature, including extreme temperature environments, affect the device reli-
ability? How does the technology generation influence the device’s reliability? These questions are
important for device fabrication, device modeling and circuit design. Hence, the objective of this




As mentioned in the previous chapter, mixed-mode stress (MMS) leads to a fundamentally
different damage pattern compared to reverse emitter-base stress and high forward current stress.
In this chapter, the damage mechanism of MMS is explored using two newly developed stress
techniques. The first technique is time cumulative stress, while the other is termed current sweep
stress. After introducing both stress techniques, the comprehensive measured data will be discussed
in detail for both the impact ionization and self-heating effects.
2.1 Stress Techniques
Previously, a less-than-optimum "aggressive Gummel" technique was used to stress 50 GHz
SiGe HBT devices [22] where the forward-mode Gummel was measured under "aggressive" condi-
tions, namely a high fixed VCB (e.g. VCB = 3 V ) and a high VBE , which is swept (e.g. VBE=1.3 V
at room temperature). However, this technique has several disadvantages. First, when VBE is swept
from low to high, the collector current also increases. So the stress current varies during the MMS.
Next, it is impossible to estimate the stress time accurately. When VBE reaches the assigned value,
the whole stress procedure stops immediately, and the exact stress time can’t be controlled. As the
total injected carrier number is the product of the stress current and the stress time, the exact total
injected carrier number is unknown, and there is no way to conduct further quantitative studies.
An advanced MMS technique is implemented in this work. The new technique uses a robust,
time-dependent stress setup [23] [24] to precisely control the injected charges. This is termed time
cumulative stress. To produce MMS, a current source is pulled from the emitter, and simultaneously
a reverse-biased voltage source is applied to the base-collector junction while the base is grounded.
Transistors are then stressed with the assigned emitter current density JE and collector-base voltage
VCB over a given time interval. Periodically interrupting the stress at selected time intervals makes
it possible to execute necessary measurements, such as forward-mode and inverse-mode Gummel
8
measurements. Figure 5 compares both stress techniques based on the forward-mode Gummels.
Obviously, the new methodology has taken the time cumulative effect into consideration.




























AE = 0.2x4.0 µm2
VCB = 3 V
T = 300K
Figure 5: Base current damage ratio vs. current density comparing the "aggressive Gummel" stress
technique [22] with the advanced stress technique.
Recently a new stress technique, current sweep stress, has been developed based on the second
MMS technique by Cheng [25]. The difference is that here the stress current density increases from a
very low initial current density until the device is no longer functional, while the stress time interval
is fixed for each current density point. In this work, to obtain a better resolution, the stress current
increases exponentially between 1 nA/µm2 to 1 mA/µm2 and linearly thereafter. At each stop, the
forward-mode Gummel and inverse-mode Gummel are recorded. Finally, a damage spectrum, the
plot of base current degradation (ratio) versus current density, can be constructed.
2.2 Impact Ionization Effect
At a sufficiently high electric field, an electron in the conduction band can gain enough energy
to lift an electron from the valence band into the conduction band, generating a pair of a free "hot"
electron and a free "hot" hole in the conduction band and valence band, respectively. This proce-
dure is termed impact ionization. Obviously, the higher the electric field, the stronger the impact
9
ionization, the more hot carriers, and the more hot carrier-induced traps.
During MMS, strong impact ionization is expected due to the high voltage applied to the CB
junction. In this section, comprehensive data are discussed for the impact ionization effect. All
tests are based on the second-generation SiGe HBTs from a 0.18-µm commercial IBM SiGe HBT
BiCMOS technology. The device has a planar, self-aligned structure, deep and shallow trench
isolation, and a thermodynamically stable, UHV/CVD epitaxial graded SiGe base layer with a peak
Ge content of about 25% [26]. A representative cross-section of the device is shown in Figure 3.
Details of the fabrication process can be found in [5].
2.2.1 dc Degradation
Figures 6 and 7 represent typical forward-mode and inverse-mode Gummel characteristics after
a mixed-mode stress test with JE = 40 mA/µm2 and VCB = 3.0 V. It is clear that the base leakage
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Figure 6: Forward-mode Gummel characteristics showing the base current degradation with in-
creasing stress time.
current shifts up (degrading the current gain β) when the time under stress increases, while IC is
unchanged. The base current degradation is a function of cumulative stress time. As expected, MMS
creates interface traps and subsequent generation/recombination (G/R) base current leakage at both
10















Inverse–ModeAE = 0.2x4.0 µm2
JE = 40 mA/µm2, VCB = 3 V
T = 300K
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Figure 7: Inverse-mode Gummel characteristics showing the base current degradation with increas-
ing stress time.
the emitter-base spacer (forward-mode, Figure 6) and at the STI edge (inverse-mode, Figure 7).
The Shockley-Read-Hall (SRH) process dominates the recombination at room temperature, since
the ideality factor of the base leakage current is close to 2. These data are consistent with the results
reported in [22].
Figures 8 and 9 present the specific JE and VCB dependencies of the damage process, respec-
tively. To reduce the error, three new devices are used for each stress conditions. The averaged base
current damage ratios are compared at 0.5 V VBE . In Figure 8 the base current damage ratio in-
creases as JE rises under fixed high VCB. Based on the impact ionization mechanism, more injected
carriers generate more "hot" electron-hole pairs if the impact ionization rate is fixed (i.e., fix VCB),
creating more traps at the surface of both oxides. Figure 8 also reveals a damage threshold that is
found to be JE = 20-30 mA/µm2 at VCB = 3.0 V.
Similarly, when VCB rises, the electric field at the CB junction also rises, increasing the impact
ionization rate and generating more hot carriers. As expected, Figure 9 shows such a trend with
fixed JE = 35 mA/µm2 (fixed the injected carriers); as VCB rises, the base current damage ratio
increases. There is also a definable damage threshold: in this case VCB = 0-1 V at 35 mA/µm2.
11
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Figure 8: Base current damage ratio under forward-mode vs. stress time for different emitter current
densities.
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Figure 9: Base current damage ratio under forward-mode vs. stress time for different collector-base
voltages.
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Random fluctuations of the base current are consistently observed both within a single device
and device-to-device at 1 V when JE = 35 mA/µm2 (see Figure 10). These fluctuations are likely
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Figure 10: The bumpy base current damage ratio under forward-mode vs. stress time for JE =
35 mA/µm2 and VCB = 1 V.
due to the simultaneous creation and annealing of stress-induced interface traps. In the next section
(self-heating effect), this phenomenon will be explained with the damage threshold concept that
found in terms of the current sweep stress.
Post-stress annealing studies were also performed for this study. As illustrated in Figure 11, the
non-ideal component of the base current can be almost totally removed with a 400 ◦C anneal for
30 minutes in the forming gas. Again, this is consistent with the known behavior of interface traps.
This result was repeated recently by another group [27], which performed a post-reverse-EB stress
(open collector) anneal in addition to the post-MMS anneal. They demonstrated that the degradation
resulting from reverse-EB stress could be annealed by a 250 ◦C forming gas, while MMS-induced
degradation could not be annealed. These results suggest that MMS has a very different damage
mechanism from reverse-EB stress, although hot carriers are involved in both.
To further understand the impact ionization process in MMS, special transistor test structures are
designed with a variable shallow-trench (ST) to emitter (EM) spacing. All other device dimensions
13

















AE = 0.2x4.0 µm2
ST–EM = 0.32 µm
JE = 40 mA/µm2, VCB = 3 V
T = 300K
Figure 11: Forward-mode Gummel characteristics for pre-, post-stress, and post-annealing.
were fixed. The purpose of these structures was to shift the effective peak of the impact ionization
in the CB junction laterally away from the emitter-base spacer (see the inset box in Figure 7). As
shown in Figure 12, increasing the ST-EM distance strongly decreases the stress damage under fixed
stress conditions. Figure 13 presents the normalized IB degradation versus ST-EM distance under
both forward-mode and inverse-mode operation after 1,000 seconds of cumulative stress. The IB
damage ratios decreased significantly under both modes with increasing ST-EM distance. These
results demonstrate that the physical proximity of the location of the impact ionization with respect
to the emitter-base spacer and shallow-trench edge is strongly correlated with the resultant mixed-
mode degradation.
2.2.2 Low-Frequency Noise Degradation
Low-frequency noise is highly sensitive to the presence and position of G/R traps, and can thus
provide additional insight into the damage mechanisms created by hot carriers [28].
Figure 14 provides a block diagram of the noise measurement setup used in this work. The
system is composed of biasing circuits, two pre-amplifiers (model 5113), and one dynamic signal
analyzer (Agilent 35670A) [29]. Devices are tested in the common-emitter mode. The biasing
14
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Figure 12: Base current damage ratio under forward-mode vs. stress time for different shallow
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Figure 13: Base current damage ratio vs. ST-EM spacing under both forward-mode and inverse-
mode.
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Figure 14: Noise measurement setup.
circuits use two 12 V lead acid batteries (Panasonic Model NO. LC-RD 1217P) to supply the biasing
currents. The pre-amplifiers operate in the differential mode, with a gain of 500 and frequency roll-
off to 6 dB between 0.03 Hz and 300 KHz. The dynamic signal analyzer records and analyzes
the amplified noise signals within the frequency range from 1 Hz to 52 KHz. The base current
noise power spectral densities were measured across two resistors series-connected with the base
and the collector in the unit of V2/Hz. The coherence between the two power spectral densities is
normally close to unity for various reliability stresses, indicating that only one of the noise sources
is dominant in the transistor. The noise generator SIB associated with the base is used to present the
low-frequency noise data.
Figure 15 shows the input-referred noise spectra SIB at a bias current of 1 µA of SiGe HBTs
with nominal ST-EM spacing before stress and after reverse-EB stress, as well as MMS. The mea-
surements were taken from two to three sites from the same wafer for each type of stresses. The
pre-stress noise spectra overlay very well for all devices. Hence, only one pre-stress curve is plotted
in the figure for both stress methods. The results are quite interesting. The pre-stress low-frequency
noise shows an ideal 1/f frequency dependence, while after reverse EB stress this changes to 1/fα
noise with α close to, but slightly larger, than unity. This deviation from ideal frequency dependence
16

















AE = 0.2x4.0 µm2
ST–EM = nom.
JE = 35 mA/µm2, VCB = 3 V
T = 300K
Time = 1000 sec
Noise Bias
VCB = 0.05 V
IB = 1 µA
Figure 15: 1/f noise comparison among three different status: pre-stress, post reverse-EB stress,
and post mixed-mode stress.
could be the result of thermally activated processes, as suggested by the Dutta-Horn model [30].
The noise spectra of some devices after MMS deviate from ideal behavior and exhibit a Lorentzian-
shaped "hump," indicating the presence of significant G/R noise [31], and are different from those
observed in reverse EB stress. Hence, reverse EB stress and MMS do not degrade the device identi-
cally, which implies fundamentally different damage mechanisms for the two different stress meth-
ods.
Noise measurements on transistors with different ST-EM spacing were performed in order to
investigate the impact of ST-EM spacing on 1/f noise before and after stress. Figure 16 shows
the normalized noise magnitude at 10 Hz as a function of ST-EM spacing. The normalized power
spectrum decreases as the ST-EM distance increases. This is consistent with the dc data shown in
Figure 12, indicating that larger ST-EM spacing produces less interface damage for the same stress
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Figure 16: Noise spectrum ratio vs. ST-EM spacing.
2.3 Self-Heating Effect
As devices continue to scale down, the self-heating effect becomes more and more of a concern.
The self-heating effect is the term used to describe the phenomenon of the junction temperature
Tj rising as a result of scattering events, for example, impact ionization. In the impact ionization
process, the carriers give up the energy they retain, generate phonons, and increase the magnitude
of the lattice vibration, thus generating heat in the devices so that Tj rises. This self-heating effect
can influence the device performance significantly since the device’s characteristics are a function
of the temperature. Device reliability can also be adversely affected by the elevated temperature,
which promotes many damage mechanisms [32].
This section focuses on the self-heating issue for ultra-high power input during MMS. To cal-
culate Tj, the thermal impedance is widely used. The thermal impedance is composed of thermal
resistance (dc response) and thermal capacitance (ac response). In this study, only the dc response is
a concern. Hence, the thermal resistance extraction method will be introduced before the discussion
of the comprehensive experimental results.
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2.3.1 Thermal Resistance Measurement
To characterize the self-heating effect, the junction temperature Tj is utilized since the princi-
pal heat source in Si BJT/SiGe HBT is the base-collector space charge region, or base-collector
junction. The following formula is well accepted:
Tj = Tamb + Rth × Pdiss (4)
where Rth is the thermal resistance, Pdiss is the dissipated power, and Tamb is the ambient tempera-
ture. Since Tj is proportional to Rth for a given power consumption, it is very important to estimate
the precise Rth of the device.






A temperature-sensitive electrical parameter (TSEP) can be measured for various power dissipation
levels to link the Pdiss variation and temperature variation by a careful calibration. The most widely
used TSEPs are the base-emitter voltage VBE [33][34] and current gain β [35][36]. This study
utilizes VBE as TSEP. First, the device is biased with a fixed emitter current IE and collector-base
voltage VCB, after which VBE is measured for the substrate temperature TS swept over the range
of interest to produce the calibration curve (VBE versus TS ). Second, the device is biased with the
same IE at fixed ambient temperature, and VBE is recorded for different dissipated power with VCB
swept from -0.2 V to 1.0 V. The dissipated power can be calculated by
Pdiss = IC × VCE + IB × VBE (6)
For convenience, JE is applied instead of IE to facilitate the Rth extractions of devices with dif-
ferent sizes. JE is set to be approximately half JC at peak cutoff frequency. The criterion is that
JE should be not only high enough to show the self-heating effect, but also low enough to avoid
device degradation, especially at high temperature. The VCB range is moderate in order to avoid the
avalanche effect. A setting of 0 V was chosen for this study.
By substituting (6) for (4) and eliminating VBE from above two measurements, the obtained
relationship between Tj and Pdiss is very linear for constant Rth within the temperature range of
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interest. The final step compensates for the self-heating effect in the first step. The first measurement
links VBE with the substrate temperature rather than Tj. Therefore, it is necessary to determine the
y-axis intercept point (T0) shown in Figure 17 and shift the entire line upward by an amount Tamb-
T0 [35] to obtain the final curve. Rth is the slope of this curve.
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Figure 17: Junction temperature versus dissipated power before and after compensation.
2.3.2 Results and Discussion
The results presented in this section were collected by stressing the IBM’s third-generation high-
performance SiGe HBTs (8HP) with the current sweep stress (CSS) technique. Figure 18 shows
the cross-section of the device [6]. Compared with the two older generations, the most significant
structural improvement is that the 8HP SiGe HBT incorporates a raised extrinsic base patent. More
details about this technology can be found in [6], and Section 2.1 provides a detailed description of
the CSS technique.
Figure 19 illustrates the base current density from the forward-mode Gummels of the device
under test (DUT) stressed with 3 V VCB, a ten-second stress time interval, and an emitter current
density JE increasing from 0.142 mA/µm2 to 98.40 mA/µm2. The base current leakage can be
20
Figure 18: The cross-section of the IBM’s third generation SiGe HBT.
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Figure 19: The base current density of the forward-mode Gummels during current sweep stress
with VCB = 3 V and T imestress = 10 s.
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observed even under conditions of very low current density stress (0.142 mA/µm2). The leakage
current increases with increasing stress current (9.10 mA/µm2), followed by a decrease as JE con-
tinues to increase (36.30 mA/µm2). Finally, the leakage current increases rapidly at a stress current
of 98.40 mA/µm2.
Figure 20 clearly demonstrates this trend in the relation between base current damage ratio (VBE
= 0.5 V unless specified otherwise) and the stress current density JE . This relationship is termed the
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Figure 20: Base current damage ratios at VBE = 0.5 V versus stress current JE , or damage spectrum,
across IBM’s SiGe HBT generations
forward mode damage spectrum since it is extracted at fixed VBE from the forward-mode Gummels
recorded after each stress point. Another damage spectrum can be plotted from the inverse-mode
Gummels, which is termed inverse mode damage spectrum. In the following discussion, the damage
spectrum indicates the forward mode unless otherwise stated. The shape of the damage spectrum
includes three main parts: a "hump" region, a "rapid increase" region, and a threshold between these
two regions [25].
The hump region can be divided into two parts: low-current damage (rising side) and mixed-
mode anneal (falling side). The hump peak for the 8HP DUT is around 10 mA/µm2, as illustrated
in Figure 20. The hump is repeatable across both 7HP and 8HP SiGe HBTs, although there is no
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significant hump for 5HP devices. Based on the stress current level, the rising part of the hump
occurs as a result of the impact ionization-induced hot carriers that generate the G/R traps at the
EB spacer [37][38]. Hence, as expected, the hump peak magnitude follows the sequence: 8HP >
7HP > 5HP, which is also the sequence of the impact ionization level across the device generations.
The mixed-mode anneal is a self-heating induced thermal anneal [25]. The higher the stress current
applied, the higher the Tj produced and the more traps annealed, and the lower the base current
degradation ratio observed. The details about the hump region study can be found in [25].
Rapid increase regions are common for all three generations of devices, and this is referred to
as high current damage. The IB degradation ratio exhibits a linear-like dependence with JE on a
logarithm scale. The MMS conditions discussed in Section 2.2 belong in this region, indicating a
different degradation mechanism from that at low current damage.
The threshold is the transition point from the mixed-mode anneal region to the high current dam-
age region. The current density at the threshold can be obtained by plotting the damage spectra in
a log-log scale. In Figure 20, the threshold point is around 30 mA/µm2 for 7HP. This result is con-
sistent with the damage threshold discussed in Section 2.2.1. When DUTs are stressed around this
threshold by the time cumulative method, due to the strong trap generation (high current damage)
and anneal (mixed-mode anneal), a bumpy spectrum (see Section 2.2.1) is expected. Later discus-
sions point out that the self-heating effect also plays a very important role in the determination of
the threshold point.
To study the self-heating impact on MMS, I designed a series of experiments by current sweep
stress technique to stress a family of 8HP SiGe HBTs with the same emitter width, but different
emitter lengths. As noted in Section 2.3.1, shorter devices are known to exhibit larger thermal
resistance. The self-heating effect thus can be distinguished easily from the impact ionization effect
since they have the same M − 1 curves. Figure 21 clearly shows this trend in thermal resistance
for various emitter lengths and Figure 22 compares the damage spectra for these DUTs. The
high current damage regions shift almost in parallel for these DUTs. The longest device (0.12 ×
8.0 µm2) has the smallest JE at the threshold and the shortest (0.12 × 1.0 µm2) has the highest
threshold. However, considering IE values at the threshold the situation is reversed, as shown in
Figure 23. The junction temperatures were calculated for all DUTs at their thresholds by Tjunction
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Figure 21: Thermal resistances of 8HP SiGe HBTs for various emitter lengths.
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Figure 22: Damage spectra of 8HP SiGe HBTs for various emitter lengths.
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≈ Tambient + Rth × IEVCE . The calculations show the junction temperatures are very close to each
other, at around 720 K - 730 K, suggesting thermal dependence.
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Figure 23: The IE and JE at the threshold versus DUTs’ perimeter-to-area ratios.
To verify the threshold, the 0.12 µm× 8HP SiGe HBT family was stressed by the time cumu-
lative stress technique. The current density was carefully chosen to be in the high current damage
region for the 0.12 µm×4.0 µm DUTs, but below the threshold for both the ×1.0 µm and ×2.0 µm
DUTs. As expected, the first DUTs suffered more degradation than the other two DUTs, as shown
in Figure 24.
The threshold shift provides a good explanation of the perimeter-to-area ratio (P/A) issue re-
ported in [22]. As is well known, the base current can be separated into a function of the peripheral
component Ip and the internal base current component Ii as follows under normal bias conditions:





where AE is the emitter area, PE is the perimeter of the emitter area, and Ci and Cp are two constants
for the internal component and the peripheral component, respectively. Dividing both sides of the
equation by AE for a fixed VBE and T, then
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Figure 24: The base current damage ratio versus time for various emitter sizes.
Theoretically, JB is proportional to P/A if the peripheral component is dominant, while JB is
independent of P/A if the internal component is dominant. Figure 25 compared the base current
leakage versus the perimeter-to-area ratio before and after reverse-EB stress and MMS [22]. The
stress conditions are: mixed-mode stress, JC = 10 mA/µm2 and VCB = 4 V; reverse-EB stress,
collector open, VEB = 3 V, and t = 100 second. Stress-induced traps are known to be located at the
EB spacer for both reverse-EB stress and MMS, and the leakage current resulting from these traps,
which is the peripheral component, is dominant in low VBE range. Therefore, the JB is almost a
constant before the stress is applied in both cases, and increases as P/A increases after reverse-EB
stress. However, MMS showed a different trend with JB inversely proportional to P/A. The reason
for this is clear by an examination of the data in Figure 23 where if the stress current density is
fixed, a longer DUT will have a higher damage ratio than a shorter DUT, and thus a higher JB with
a smaller P/A.
Additional measurements compared the damage spectra of the DUTs with the same size and
generation at 200 K and 300 K. Figure 26 shows that the threshold for damage spectra shifted
toward a higher number as temperature decreased, suggesting that the threshold is a function of
26
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Figure 25: Base current density versus perimeter-to-emitter ratio for pre- and post- reverse-EB
stress and mixed-mode stress. Mixed-mode stress condition: JC = 10 mA/µm2, VCB = 4 V. Reverse-
EB stress condition: collector open, VEB = 3 V, t = 100 sec. After [22]
temperature.
The threshold can explain a generation issue that has puzzled the researcher for some time [23].
The same JE and VCB were stressed: one of which was a 7HP device with AE = 0.2 × 4.0 µm2
and the other an 8HP device with AE = 0.12 × 4.0 µm2. The results showed that the base current
damage ratio for the 7HP DUT was much higher than that of the 8HP DUT, as shown in Figure 27.
The damage ratio of the 8HP DUT was surprisingly much lower than that of the 7HP DUT, which
is contrary to what would be expected for the impact ionization behavior. However, by taking the
threshold into account, the answer became clear. Although the same JE was applied to both, for the
7HP DUT this JE falls into the high current damage region, while for the 8HP DUT this JE is in the
mixed-mode anneal region. Figure 20 shows that 8HP devices can also have a comparable current
leakage level to 7HP devices when the applied JE is high enough. The results suggest that the trend
of scaling becomes uncertain in MMS due to the threshold.
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Figure 26: 8HP SiGe HBTs damage spectra plotted from forward-mode Gummels at 200 K and
300 K.
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Figure 27: Excess base current for 7HP (120 GHz peak fT ) and 8HP (208 GHz peak fT ) SiGe
HBTs stressed with the same JE and same VCB.
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2.4 Summary
In this chapter, the damage mechanism of MMS was investigated using two stress techniques:
time cumulative stress and current sweep stress. Both of these techniques applied current density
JE and voltage VCB on the DUTs, forcing the DUTs to operate in forward mode. The study revealed
that not only impact ionization, but also self-heating induces MMS degradation.
According to the time cumulative stress results, the damage is clearly located at both the EB
spacer and STI edge. The JE , VCB, and emitter-to-shallow trench isolation spacing dependences
all indicate that impact ionization and the proximity of the emitter-base spacer to the region of
strongest impact ionization both play a strong role in the damage process. Noise and post-MMS
anneal measurements demonstrate that reverse EB stress and MMS have fundamentally different
damage mechanisms. The noise data confirm the importance of ST-EM spacing in MMS.
The recently developed current sweep stress technique was used to assess the role of the self-
heating effect in MMS by conducting stress tests on the same generation DUTs but with different
geometries, producing a series of damage spectra. The results showed that the damage threshold
(in current density) increases for shorter devices because of the different Rth. These results explain
both the P/A issue raised in [22] and the generation issue in [23]. The damage spectra at various
temperatures further confirm the different degradation mechanisms between low current damage





The growing need to understand basic device operation, to optimize device structures, and to
consider novel device structures has led to a new emphasis on the importance of numerical device
simulation. Numerical analysis based on the fundamental differential equations governing semi-
conductor is widely used, for example the powerful device simulator, MEDICI, which is utilized
here. MEDICI is an industry-standard device simulation tool developed by Synopsys to predict the
electrical, thermal, and optical characteristics of semiconductor devices using a range of advanced
physical models, e.g. Shockley-Read-Hall and Auger recombination models, avalanche, bandgap
narrowing, Fermi-Dirac and Boltzmann statistics, gate current, and various mobility models. A
wide variety of devices can be modeled in one, two, and/or three dimensions, including MOSFETs,
BJTs, HBTs, SOI, and power devices, etc. Figure 28 illustrates the MEDICI simulation procedure
schematically.
In the first step, a model device is built in the simulator using designed and measured process
data, such as the layout and SIMS profile. The measured SIMS profile for the first generation
SiGe HBT is shown once again in Figure 29, while Figure 30 shows the net doping profile used
for the device simulation. Comparing the two figures, the most obvious difference is the arsenic
segregation peak at the polysilicon/silicon interface in the measured SIMS data. However, this is
not a real feature due to the finite resolution limit of the SIMS measurement technique when the
arsenic doping profile changes rapidly [1]. Had this peak been correct, there would be no p-type
base in the SiGe HBTs.
After inputting the SIMS data, the second step is to construct and refine a grid structure on
the device for numerical analysis. Figure 31 shows a cross-section of the SiGe HBT device used
in the simulator. The structure is identical to the investigated SiGe HBT technology. Figure 32























Figure 28: MEDICI simulation procedure.
reduce computation time and improve simulation accuracy; fine grids are used at junctions (EB and
CB) and the regions near two oxides (EB spacer and STI), while far away from those regions, coarse
girds are acceptable.
The third step is to specify and solve the partial differential equations (PDEs) using calibrated
parameter models. The PDEs include six equations, listed below [39]:
ε∇2ψ = −q(p − n +N+D −N
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Figure 29: Typical doping profile measured by SIMS for a first-generation SiGe HBT.
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Figure 31: Schematic cross-section of the SiGe HBT in the MEDICI simulations.
Figure 32: The 2D meshed SiGe HBT structure.
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The first of these equations is Poisson’s equation, while the next two are the electron/hole current
continuity equations, respectively. The fourth equation describes the lattice heat continuity. The
final two equations are electron/hole energy balance equations, respectively. In the above equation
arrays, ψ, n, p, T, un and up represent the potential, electron/hole density, temperature, and elec-
tron/hole energy, respectively. They are six fundamental unknown distribution functions that can
be used to link the other variables in the equations by applying appropriate physics models. To
numerically solve these PDEs, the equations must be discretized with the meshes. Thus, if the total
numbers of grid cells is N , MEDICI has to solve 6N real values. MEDICI can turn the models
on/off and change model parameters if necessary for simulations. The consequent results can then
be studied to determine the most effective way to decouple the device physics effects.
A frequent problem in device simulation is the convergency issue where the PDE solver is unable
to obtain a convergent result for the equations. Typical methods to address this include: 1) mesh
size adjustment, which involves going to a finer grid; 2) model modification, by turning on/off some
models or changing model parameters. Once convergence has been achieved, MEDICI saves the
solution, and outputs the dc, ac, and transient responses.
3.2 Carrier Transport Models
Since Gummel [40] first suggested a fully numerical model for a one-dimensional bipolar tran-
sistor based on the partial differential equations proposed by Van Roosbroeck [41] forty-two years
ago, numerical solutions have been extensively investigated and continuously improved. Today, de-
vice simulations have covered a wide variety of devices and models. Of particular interest are the
carrier transport models. Three carrier transport models are now generally used: the drift-diffusion
(DD) model, the hydrodynamic (HD) model, and the Monte Carlo (MC) model. These will be
briefly introduced here.
The standard DD model is derived from the Boltzmann transport equation (BTE), which intro-
duces macroscopic parameters (e.g. mobility, diffusivity) assuming of a quasi-thermal equilibrium
distribution [42]. The standard DD model is sufficient for low field transport with no rapidly varying
spatial inhomogeneities. However, it alone is not well suited to analyze issues in modern semicon-
ductor devices (e.g. high field transport, or "hot" carrier) because the carrier energy, which is the
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most important factor, is not included in the DD approach. In spite of this disadvantage, the DD
model is still used to provide an initial guess in many simulations.
The MC technique has now been used now for over 30 years, and many publications describing
this approach can be found anywhere. The basic MC algorithm is based on the individual represen-
tation of a significant portion of the charge carrier population as computer particles [43]. Hence,
one advantage of this technique is its ability to depict a complete picture of carrier dynamics based
on their microscopic material parameters, such as effective masses and coupling constants. If this
particle based simulation incorporates a numerical rather than an analytical representation, the band
structure directly into the particle dynamics and scattering was then introduced. This method is
commonly termed a full-band Monte Carlo simulation (FB-MC). FB-MC simulation is considered
to be the most accurate approach within the framework of semi-classical device physics [44][45].
However, although the MC approach has enjoyed considerably success for device simulations, it is
not widely used due to its unattractive computing time.
The HD model was developed by Rudan and Odeh in 1986 [46]. During the past twenty years,
many researches have implemented this model since it is not only much faster than FB-MC but also
accurate enough for device simulations. The HD model treats the propagation of carriers (electrons,
holes) in a semiconductor device as the flow of a charged compressible fluid [47]. The model in-
corporates hot carrier effects that are missing in the standard DD model, such as velocity overshoot.
In the HD model, the electron density, momentum and energy conservation equations for electron






∇ · Jn − U (15)














where n is the electron density, vn is the mean velocity, Tn is the temperature, τwn is the electron en-
ergy relaxation time, µn is the electron drift mobility, U = R - G is the net recombination-generation
rate, kB is the Boltzmann constant, Jn is the electron current density, ζ is the electric field and Sn is
35
the electron energy flow density:
Sn = Hn −
Jn
q
(wn + kBTn) (18)










These, along with Poisson’s equation, form the HD model.
However, as the device feature size scales down, the validity of the DD model and HD model be-
comes questionable. For instance, in state-of-the-art SiGe HBTs, the base thickness can be 20nm or
even thinner. When the length of the quasi-neutral base region shrinks to dimensions that are of the
same order as the mean free path between collisions, macroscopic parameters (e.g. mobility) that
involve numerous collisions within the quasi-neutral region become meaningless due to insufficient
scattering of carriers, and nonequilibrium effects like velocity overshoot become very noticeable.
Fortunately, many studies have demonstrated that the HD model is still reliable for advanced SiGe
HBT simulations. Figures 33 and 34 show the vertical profiles of electron density and mean electron
Figure 33: Vertical electron density profiles.
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Figure 34: Vertical mean drift velocity profiles.
drift velocity resulting from 2D DD, HD, and MC simulations in steady state for VBE = 0.87 V and
VCE = 1 V, the bias for peak cutoff frequency [51]. Moreover, Jungemann et al. [49] compared
the electron transit times calculated by DD, HD, and MC device simulations for a SiGe HBT. The
results showed good agreement between the HD and the MC model. Bartels et al. [50] performed
comprehensive HD simulations (dc and ac) with an industrial SiGe HBT. The results showed good
agreement with experimental data. The simulated dc/ac results were also verified with measured
data for the HD model for this study and Figure 35 shows the simulated forward-mode Gummel
characteristic compared to the measurement. The simulations and measurements were performed
at the same lattice temperature (ambient temperature). The agreements of both the collector current
and the base current are perfect. Figure 36 compares the simulated cutoff frequency with the mea-
sured data. Although the simulated peak fT is underestimated, the simulation captured the curve
shape and the other regions of the curve agree with the measurement very well. Both showed good
agreement between the simulated data and the measured data demonstrate once again that the HD
model is accurate, efficient and reliable for SiGe HBT simulations.
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Figure 35: The comparison between the simulated and measured forward-mode Gummel charac-
teristics of 7HP SiGe HBT with VCB = 0 V at 300 K.
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Figure 36: The comparison between the simulated cutoff frequency of 7HP SiGe HBT and the
measured one with VCB = 1 V at 300 K.
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3.3 Lucky-Electron Gate Current Model
Impact ionization is one of the foremost concerns for device simulations since avalanche gener-
ation plays an increasingly important role in modern devices. By scaling down the device geometry
while keeping the supply voltage constant, the electrical field increases so impact ionization plays
an important role in device degradation due to hot-carrier effects that leading to leakage currents,
such as gate current leakage, substrate current, base current leakage, etc.
The "lucky-electron" model is one of the impact ionization models that has been successfully
used in impact ionization simulations [52]-[58]. The lucky-electron concept was proposed by
Shockley [59] in 1961. In his work, Shockley assumed that an electron gains energy from the
electric field without a collision. In a collision occurs, the electron loses all its energy and begins
again with zero energy. The total loss of energy during the scattering process is justified with the
random direction of the electron’s velocity after the collision. The probability of this event is e−d/λ,
where λ is the hot carrier’s mean free path, and d is the distance that particles will travel.
Impact ionization models can be divided into two types, namely local and non-local models. Lo-
cal impact ionization models assume the ionization probability is a function only of the local value
of the electric field [60]. However, impact ionization is an inherent non-local process in modern de-
vices. After an impact ionization event, a carrier needs to travel a certain distance before it can gain
sufficient energy from the electric field to have a non negligible impact ionization probability. This
distance can only be ignored if it is small compared to the thickness of the multiplication region.
Therefore, a non-local impact ionization model was chosen in this work.
There are two generation models presented in [58], the hard threshold model and the soft thresh-
old model. With the hard threshold model, a constant energy scattering rate is used, while in the
soft threshold model, energy scattering rate is a function of the energy difference above the thresh-
old [39]. The work in [58] demonstrated much better accuracy using soft-threshold model. Fur-
thermore, it has been demonstrated that the nonlocal soft-threshold lucky-electron (NSLE) model,
combined with the HD model, offered a predictive modeling capability for impact ionization [52],
as shown in Figures 37 and 38. The researchers compared the NSLE model and full-band Monte-
Carlo (FB-MC) model in terms of the quantum yield and the substrate current simulations. The
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results agree very well. Therefore, the NSLE model is used here to depict the impact ionization
process in the MMS.
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Figure 37: Quantum yield versus injection energy for bulk silicon [55], and results of the FB-MC
model and NSLE model.
Figure 39 shows the hypothetical trajectories of stress-induced electrons in the SiGe HBT based
on the NSLE model. Electrons are injected from the emitter. In the CB junction, they become
"hot" electrons due to the high field associated with VCB, and then scatter because of the impact
ionization effect. Electron (a) does not carry enough energy to create a trap at the EB spacer oxide
interface, though it can reach the region. The path of electron (c) does not take it to the EB spacer,
so the electron (c) cannot reach the oxide interface to create the trap, no matter how large an energy
it carries. Electron (b) is the "lucky" electron that is sufficiently energetic to create a trap at the
EB spacer oxide surface. The lucky-electron model calculates the probabilities for such scattering
events to occur, resulting in current going through the insulator, which in SiGe HBT technology
means the EB spacer and STI dielectrics.
In MEDICI simulations, the gate current module is turned on to analyze the leakage current. The
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Figure 38: Substrate current versus gate voltage for 0.16 µm-NMOSFET (Vdrain = 1.5 V, 2.0 V,
2.5 V, 3.0 V, and 3.5 V), FB-MC with surface roughness scattering and NSLE model.
gate current calculation is based on the work in [56]. The model is then referred to as the "lucky-
electron gate current (LEGC) model," as shown in Figure 40. The model calculates probabilities











where Jn and Jp are the electron and hole current densities. Γn and Γp are the probabilities per unit
length (in the direction of current flow) that electrons or holes, respectively, in the vicinity of the
point (x,y) will be injected into the gate. Γn and Γp can be expressed as the following:
Γn,p = Pφn,pPsemin,pPinsulatorn,p/λn,p (21)
where Pφn,p is the probability that an electron/hole will acquire sufficient kinetic energy to surmount
the insulator potential barrier φ, and retain the appropriate momentum after re-direction. Psemin,p
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Figure 39: Electron trajectories in the SiGe HBT under mixed-mode stress: (a) Impact Ionization-
Induced Hot Electron (IIIHE) reaches the oxide interface without enough energy to produce dam-
age; (b) Lucky-Electron: IIIHE with sufficient energy creates an interface trap at the EB oxide
interface; (c) IIIHE scatters away from oxide interface without doing damage.
the interface. Pinsulatorn,p is the probability that an electron/hole will not be scattered in the insulator
between the interface and the potential barrier peak. λn,p represent to the hot electron/hole scattering
mean free path lengths.
Consider once again the scenario shown in Figure 39. After gaining enough kinetic energy and
being directed in the appropriate direction, the electron must not be scattered again (i.e., lose its
energy) before reaching the peak of the potential barrier in the insulator. Here, the issue is the dam-
age at the insulator interfaces. As 9.2 nm is used as the scattering mean free path length (randomly
moving) for hot electrons in the simulations, the EB spacer and the STI edge are both within this
mean free path length of the hot carriers generated in the CB junction by impact ionization.
Based on the LEGC model, the Si-SiO2 interface trap production is correlated with the hot-
carrier injection current density [61]. Hence, the product of the local electron current density and
the probability indicates the likelihood of these electrons reaching the oxide interface with a ki-
netic energy higher than the interface trap creation activation energy. Here, an activation energy of
2.4 eV [61] is applied for the interface trap creation process. The trap creation rate is proportional
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Figure 40: Lucky-electron gate current model.
to the integration of the local hot electron injection current density that is injected into the interface
the collector-base voltage in MMS provides the hot electron with enough energy to maintain both
the impact ionization rate and the damage activation energy.
3.4 Results and Discussion
To gain a deeper insight into the mixed-mode damage physics, the hot carrier injection current
was simulated under MMS conditions by fully-calibrated isothermal 2D MEDICI simulations. The
local carrier temperatures (electron and hole) were calculated using the energy balance equations.
The gate current analysis module was invoked, together with the nonlocal soft-threshold lucky-
electron model [58].
Figure 41 shows the simulated distribution of the local HE injection current under MMS con-
ditions, the same as in the measurement setups, for the 7HP SiGe HBT. For both the emitter-base
spacer and shallow trench damage regions, the injection current density is clearly present and dom-
inated by hot electrons, which is consistent with the data shown in Figures 6 and 7. Hot holes exist
but in smaller numbers, and can thus be neglected. Recently, Vanhoucke et. al. [38] suggested that
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Figure 41: Simulated distribution of the local hot carrier injection current (JE = 35 mA/µm2, VCB
= 3.0 V). The peak injection currents are located at the emitter-base spacer and the shallow trench
edge.
trap generation at EB spacer is caused by hot holes using 1D full-band Monte-Carlo method. This
might be due to the different damage region in the damage spectrum. The stress conditions used
in [38] are located at the region I—hump region. As shown in Section 2.3, it is obviously that the
region I has the different damage mechanism from the region III—this work.
Simulations were also used to assess the impact of stress using variable VCB. As shown in
Figure 42, decreasing VCB effectively decreases not only the impact ionization rate that decreases
the density of carriers in the CB junction, but also the average kinetic energy of the hot carriers that
decreases the probability of "lucky" electrons. Therefore, the damage at the Si-SiO2 interface is
reduced, which is consistent with the data shown in Figure 9.
Figures 43, 44, and 45 show the spatial distribution of the potential, the electric field, and the
generation rate with a 5% contour in the 7HP SiGe HBT, respectively. The simulated JE and VCB
are same as the conditions implemented in Figure 41. As seen in Figure 43, when VCB is applied,
the most significant potential drop falls on the extrinsic base-collector junction, thus increasing the
electric field dramatically as shown by the crowded contours in Figure 44. Figure 46 shows the
magnitude of the electric field along the cross-sectional cut in Figure 41. Combined with Figure 45,
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Figure 42: Simulated cross-sectional distribution of the local hot carrier injection current under
different VCB stressing at fixed JE . The spatial location of the cross-sectional cut is shown in
Figure 41.
Figure 43: The 5% potential contour at 300 K.
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Figure 44: The 5% electric field contour at 300 K.
Figure 45: The 5% generation rate contour at 300 K.
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Figure 46: Simulated cross-sectional distribution of the electric field. The spatial location of cross-
sectional cut is shown in Figure 41.
this shows that large numbers of electron-hole pairs are generated after the peak electric field, indi-
cating that strong impact ionization occurs when injected electrons gain enough energy through the
electric field.
When shifting the STI edge away from emitter edge, thus increasing ST-EM spacing, the sim-
ulation results in Figure 47 clearly show that the hot electron peak near the STI edge also shifts
away with the same distance and with a smaller magnitude, while keeping the position of the hot
electron peak underneath the EB spacer essentially unchanged. Consequently, the effective physical
proximity of the location of the impact ionization moves further away from the emitter edge with
smaller magnitude.
Figure 48 shows that increasing the ST-EM spacing decreases the damage production rate due
to an effective repositioning of the hot carrier profile to a location further away from the emitter-base
spacer, which is consistent with the data shown in Figure 12.
As shown above, the impact ionization effect during MMS is simulated. However, it is not easy
to simulate the strong self-heating effect due to severe convergency issues.
47
Figure 47: Hot electron profiles distribution with varying ST-EM spacing.
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Figure 48: Simulated distribution of the local hot carrier injection current as a function of shallow
trench to emitter spacing. The spatial location of the cross-sectional cut is shown in Figure 47.
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3.5 Summary
In this chapter, an industry-standard device simulator, MEDICI, was used for an MMS study.
First, the MEDICI simulation steps were introduced briefly, followed by the carrier transport mod-
els. Typically, DD and HD transport models are used within TCAD frameworks due to efficiency
and acceptable accuracy. The HD model was compared with well-known Monte-Carlo model in
Section 3.2, indicating that the HD model is still reliable even for advanced SiGe HBT simulations.
Furthermore, good agreement for both the dc characteristics and the cutoff frequency between mea-
surements and simulations provided support for the validation of HD model. The Lucky-electron
concept was then introduced for impact ionization modeling. The gate current model based on the
non-local soft threshold lucky-electron model was introduced and implemented in the MMS simula-
tion. Finally, the simulation results were presented to provide a better understanding of the damage
mechanisms involved, which were also consistent with the measurements reported in Chapter 2.
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CHAPTER IV
SIGE HBT RELIABILITY ASSESSMENTS AT EXTREME
TEMPERATURE
4.1 Introduction
Careful design of the bandgap in SiGe makes it possible to operate SiGe devices and circuits
down to deep cryogenic temperatures (as low as 4 K), an operational domain forbidden to conven-
tional Si bipolar technologies [63][64]. At present, cryogenic electronics represents a niche industry,
with applications in high-sensitivity cooled sensors and detectors, semiconductor-superconductor
hybrid systems, orbital space electronics, sub-systems for planetary missions, and instrumentation
electronics [65].
One new and interesting cryogenic application involves NASA’s recent presidentially-mandated
refocus on Lunar exploration. The surprisingly extreme temperature conditions on the Lunar sur-
face (as low as -230 ◦C in the polar shadows, and a range from -180 ◦C to +120 ◦C for Lunar night
to day) precludes the use of conventional terrestrial electronics for sensing, actuation, and control.
This raises serious issues for planner, since the development of modular, expandable, and recon-
figurable human and robotics systems for Lunar missions clearly require electronic components
and integrated packaged electronics modules that can operate robustly and reliably without external
thermal control. Unmanned lunar missions necessarily combine mobility on the surface (e.g. on a
Lunar rover) with sensing functions, electronics, and motor/actuators for control of the vehicle. Of
particular interest is the remote electronics unit (REU) used to define intelligent electronics nodes
that are capable of remote operation. Since these REUs are in principle distributed over the en-
tire vehicle, they can’t be efficiently located within protective "warm boxes." Currently, this need
for protective electronic "warm boxes" critically limits attempts to create truly distributed, modu-
lar electronics systems for such applications, resulting in excessive point-to-point wiring, increased
system weight and complexity, lack of modularity, and an overall reduction in system reliability.
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The use of SiGe-based mixed-signal electronics capable of operating down to cryogenic temper-
atures has the potential to change this situation dramatically. Clearly, the requisite SiGe devices
must first be proven reliable in the cryogenic environment. This chapter examines the reliability
of SiGe HBTs by first showing both theoretically and experimentally the impact of temperature on
SiGe HBTs, and then addressing comprehensive data and 2D MEDICI simulations at the cryogenic
temperature. The last section of the chapter concludes with a consideration of the high temperature
reliability issue.
4.2 The Impact of Temperature On SiGe HBTs
The bipolar transistor is a minority carrier transistor,where the currents (IE , IB, and IC ) are
proportional to the square of the intrinsic carrier concentration square (n2i ). n
2
i is proportional to
e−Eg/kT , where Eg is the bandgap. Eg also has T-dependency, as described by Varshni’s equation,




where Eg(0), α and β are the fitting parameters. Hence, the bandgap variation will induce the
current variation exponentially. Eg is also divided by the thermal energy (kT ). Thus, the reduction
in temperature will magnify the Eg change. The equations for β, VA, and τb were given in Section
1.2; all kT items in the equations will help enhance performance at low temperature.
Current gain is clearly important for mixed-signal circuit design, and it also determines break-
down voltage (e.g. BVCEO occurs when (M − 1) × β = 1). Figure 49 shows the relationship
between JC and current gain β for different temperatures. The current gain is observed to increase
with cooling, as expected. The maximum current gain at 85 K is almost 1.7 times that at room
temperature, which is more than adequate for circuits at 85 K (see Figure 50).
The transit time decreases with cooling, as predicted by the theory, suggesting that the cutoff
frequency fT increases. Figure 51 shows the fT at 162 K, 223 K, and 300 K and Figure 52 illustrates
the relationships between 1/2πfT and 1/IC at the same temperatures. The extrapolated intercept at
1/IC = 0 can be used to determine the transit time, as fT increases is due to decreasing transit time.
Figure 53 shows the output characteristics at 85 K and 300 K for a range of forced base currents.
The data demonstrate that the output current level with the same input base current increases with
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Figure 49: Current gain vs. collector current density at 85 K, 201 K, and 300 K.
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Figure 50: Maximum current gain vs. 1000 / Tambient.
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Figure 51: Cutoff frequency versus IC at 162 K, 223 K and 300 K.
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Figure 52: 1/2πfT versus 1/IC at 162 K, 223 K and 300 K. The extrapolated intercept at 1/IC = 0
can be used to determine the transit time.
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Figure 53: CE-forced IB output characteristics at 300 K and 85 K.
higher current gains at the lower temperature and the dynamic swing capability of the device is
slightly compressed under cryogenic conditions indicating a modest decrease in breakdown voltage.
Figure 54 shows the extracted avalanche current multiplication factor M − 1 for three different
temperatures—85 K, 195 K, and 300 K, by forced-IE measurements [66]. M − 1 increases slowly
with cooling, as expected, since the carrier mean free path lengths (and hence average energy)
increase with cooling.
As is well known, the thermal resistance at cryogenic temperatures is smaller than at room tem-
perature, which indicates the improvement of the self-heating effect during mixed-mode stressing,
as discussed in Chapter 2. Using the described technique in [8], the device self-heating temperature
∆T was measured at 90 K and 298 K. Figure 55 demonstrates that ∆T is linearly dependent on the
dissipated power even at cryogenic temperatures, as expected, indicating that the extracted thermal
resistances are approximately constant at each temperature — 4,640 K/W at 298 K, and 2,400 K/W
at 90 K. The latter value is almost half that at 298 K, a significant improvement, implying mitigated
self-heating effect and damage threshold shift (see Figure 26) at cryogenic temperatures.
Avalanche-induced breakdown and related bias instabilities are also of practical concern for
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Figure 54: Avalanche multiplication factor for SiGe HBTs at 85 K, 195 K, and 300 K.
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Figure 55: Device self-heating temperature ∆T vs. dissipated power density at 90 K and 298 K.
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circuit designers. Unfortunately, unlike the current gain, the breakdown voltage deteriorates with
decreasing temperature. Grens [62] compared the measured BVCBO (best case for circuits), BVCEO
(worst case for circuits), and the critical VCB before the onset of pinch-in induced bias instabilities
under forced current drive (VCB,crit)—a practical upper bound bias point for many circuits [67], as
illustrated in Figure 56. All of these voltages decrease with temperature. Due to its dependence on
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Figure 56: Breakdown voltages as a function of temperature.
both M −1 and parasitic rB, which increases slightly with cooling due to carrier freeze-out, VCB,crit
has the fastest rate of decrease across temperatures, with almost a 50% reduction from 300 K to
85 K, which is clearly of concern for circuits biased above BVCEO. Generally, however, these de-
creases in operating voltages with cooling are not especially alarming, so optimization of the Ge
and doping profiles to mitigate these decreases should be easily accomplished if necessary.
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4.3 Mixed-Mode Stress At Cryogenic Temperature
The SiGe HBTs investigated here were commercially-available, fully-integrated, first-generation
SiGe HBT BiCMOS devices (IBM SiGe 5AM) [68][69]. Most electronics components for potential
Lunar applications do not require excessively high speeds and thus first-generation SiGe technolo-
gies, which are also less expensive, are more than adequate, particularly since their device perfor-
mance metrics are expected to improve with cooling. The low-breakdown voltage SiGe HBT ex-
amined here has a 50 GHz peak fT at a collector current density of 2 mA/µm2 at 300 K, and around
4 mA/µm2 at 85 K. During the stress test, the device temperature was precisely controlled to within
±0.1K using a Blanz model 102 liquid nitrogen probe station with on-wafer probing capability.
4.3.1 Experiment Results
Typical forward-mode and inverse-mode Gummel characteristics, prior to and following 1000
seconds of applied MMS at JE = 30 mA/µm2 and VCB = 3.0 V, are presented at 300 K and 85 K
in Figures 57 and 58, for stress applied at 300 K and 85 K, respectively. These SiGe HBTs exhibit















SiGe 5AM (50 GHz)
AE = 0.5x2.5 µm2
JE = 30 mA/µm2, VCB = 3 V
Pre–stress
Post–1000 seconds stress
300 K 85 K
Figure 57: Forward-mode Gummel characteristics at 300 K and 85 K both before and after the
mixed-mode stress with JE = 30 mA/µm2 and VCB = 3.0 V.
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SiGe 5AM (50 GHz)
AE = 0.5x2.5 µm2
JE = 30 mA/µm2, VCB = 3 V
Pre–stress
Post–1000 seconds stress
300 K 85 K
Figure 58: Inverse-mode Gummel characteristics at 300 K and 85 K both before and after mixed-
mode stress with JE = 30 mA/µm2 and VCB = 3.0 V.
adequate current gain over many orders of magnitude, improved transconductance, and excellent
output current drive at 85 K compared to 300 K, clearly good news for cryogenic circuit designer.
The DUTs are also optimized for cryogenic applications. The heterojunction barrier effect is not
serious in this device at 85 K due to the use of a retrograded Ge profile and high collector dop-
ing [1]. As expected, the applied MMS at 300 K results in an increase in the non-ideal base current
at low injection. The ideality factor of the post-stress base current is approximately 2 at 300 K.
However, at 85 K the ideality factor shifts from 2.6 to 5.03 for pre vs. post stress at low injection.
This phenomena is similar as that induced by reverse-EB stress at 77 K [70]. As discussed in pre-
vious chapters, in MMS the hot electrons are injected into the EB spacer oxide, thereby producing
generation-recombination (G/R) centers and hence the resulting "non-ideal" base current observed
in both forward-mode and inverse-mode Gummel characteristics. When the temperature decreases,
however, the Shockley-Read-Hall (SRH) process which dominates EB recombination at 300 K can
be assisted by the more weakly temperature dependent Poole-Frenkel field-enhanced tunneling in
the high-field EB space-charge-region (SCR), resulting in an ideality factor greater than 2. There is
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clear evidence for this in the pre-stress base current non-ideality at 85 K.
The damage phenomena observed in the inverse-mode Gummel data, which is sensitive to dam-
age in the physical CB junction and especially at the STI edge, presented in Figure 58 is quite in-
teresting. The collector current and base currents remained essentially unchanged during the stress
applied at 85 K, indicating some self-mitigation of the STI edge damage mode. If, however, the
devices are first stressed at 300 K and then re-measured at 85 K, or re-measured at 300 K after the
stress is completed at 85 K, a conventional stress-induced SRH recombination current component
in base current is observed. Clearly, in the STI edge damage process, stress path (and history) mat-
ters, which is itself clearly a reliability issue. It should be noted that however it is stressed, inverse
mode damage is always minimal. This stress-path effect is due to the current spreading at different
temperatures, as confirmed by the simulation described in the next section.
The DUTs were also stressed at 85 K under the same stress conditions as those used at 300 K,
which is consistent with the way 300 K and 85 K circuits would likely be designed with the same
operating bias voltages and currents. To help understand the damage kinetics in MMS, during the
85 K stress procedure, the stress measurements were paused at 1, 10, 100, and 1,000 seconds. At
each stress-pause, the ambient temperature was raised to 300 K to record the Gummel characteris-
tics, then the device was returned to 85 K to continue the stress test. Once the chuck temperature
was stable at 85 K, the Gummel characteristics were recorded again before proceeding to the next
pause-point. The resulting Gummels correspond closely with the Gummels measured before raising
the chuck temperature to 300 K, suggesting that no thermal anneal occurred during the rapid tem-
perature variation. Figure 59 compares the normalized excess base current at VBE = 0.7 V (300 K)
for the 300 K stress and the 85 K stress. The results are clearly different, suggesting fundamen-
tally different damage kinetics. The base current of the device stressed at 300 K exhibits an initial
increase followed by a subsequent decrease, while the base current of the device stressed at 85 K
shows an increase in damage with time, albeit with a smaller magnitude. It is well-accepted that
the decrease in excess IB is due to a debiasing effect and stress-induced generation of traps in the
emitter poly/mono silicon interfacial oxide layer [20].
The different degradation patterns for the stress tests at 300 K and 85 K also imply that cryogenic
stress changes the lifetime of the device, and in fact the effective lifetime at 85 K is longer than that
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SiGe HBT (50 GHz)
AE = 0.5x2.5 µm2
JE = 30 mA/µm2, VCB = 3 V
Stress at 300 K
Stress at 85 K
VBE = 0.7 V
T = 300 K
Figure 59: The normalized base current vs. stress time at a fixed VBE of 0.7 V.
at 300 K (see Section 4.3.3). MMS was also applied at up to 5,000 seconds under normal circuit
operating conditions (JE = 2 mA/µm2—the current density at peak fT ) and VCB = 3.0 V at 85 K.
No significant degradation was observed, which bodes well for the reliability of the device under
normal circuit conditions at cryogenic temperatures.
Low-frequency noise is one of the most important tools used to investigate trap behaviors. As
reported in [29], the noise power spectrum density SIB has 1/T dependence. Figure 60 shows the
low-frequency noise power spectrum of the device at 85 K and 300 K before MMS. The noise
bias conditions are IB = 1 µA and VCB = 0 V. Both curves follow a 1/f shape in the frequency
domain, but the noise magnitude at 85 K is clearly larger than at 300 K. Figure 61 shows SIB at
10 Hz at 300 K and 85 K, for both pre- and post-1000-second stress. At 300 K, SIB for both pre-
stress and post-stress are proportional to I1.96B and I
1.83
B respectively. At 85 K, SIB for pre-stress is
proportional to I2.07B , while it is I
2.25
B for post-stress. All fitting lines are close to I
2
B, that is, emitter
area-dependent. This implies that the 1/f noise is dominated by the interfacial oxide in emitter















SiGe 5AM (50 GHz)
AE = 0.5x2.5 µm2
noise






























AE = 0.5 x 2.5 µm2
JE = 30 mA/µm2, VCB = 3 V
noise bias
VCB = 0 V
Figure 61: Noise degradation as a function of base bias current for pre- and post-1000-second stress
at 300 K and 85 K.
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4.3.2 2D Simulations
2D calibrated MEDICI simulations were implemented in the cryogenic reliability study. To
explain the less STI edge damage at 85 K, current contours at both temperatures were simulated, as
shown in Figures 62 and 63. It is clear that the current spreading effect is significantly suppressed
Figure 62: The current contours for 50 GHz SiGe HBTs (5AM) at 300 K.
at cryogenic temperatures. At 300 K, the current level near STI edge is 10-100 pA/µm2, while it
is 1-10 pA/µm2 at 85 K. Although the scattering mean free path of the hot electrons increases at
lower temperatures, thus raising the damage probability predicted by the lucky-electron gate current
model, the total number of injection carriers decreases due to the lower current level (see Section
3.3). Thus, fewer traps are produced at STI edge.
Figures 64 and 65 simulate the current contour under inverse-mode conditions, where the emitter
and collector are switched when probing, with IC = 0.1 nA and VCB = 0 V at both temperatures.
Again, the current spreading effect is suppressed at lower temperatures. That means that even
though there are traps at STI edge, less current flows through this surface. Thus, no significant
leakage current is observed, or the pre- and post-stress inverse Gummels also correspond closely
(see Figure 58).
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Figure 63: The current contours for 50 GHz SiGe HBTs (5AM) at 85 K.
Figure 64: The current contours for inverse mode with IC = 1 nA at 300 K.
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Figure 65: The current contours for inverse mode with IC = 1 nA at 85 K.
4.3.3 Device Lifetime Extraction
Generally speaking, device performance is a function of time since the device parameters tend to
change as the operating time accumulates. To guarantee long-time reliability, many device lifetime
projection techniques have been developed. For example, one widely adopted method is to generate
Arrhenius plots and extrapolate the failure points and thus satisfy a failure criterion from elevated
temperatures down to the operating temperature. However, this usually requires a lengthy stress
time, which is not easy to realize in a lab environment. Some researchers have therefore used
acceleration methods. For example, Neugroschel et al. [18] investigated the device lifetime with
current-acceleration method in reverse EB stress at room temperature. Rieh et al. [20] developed an
accelerated current stress technique using high forward current stress to project the device lifetime.
As shown in Chapter 2, MMS can result in considerable damage to the device even within 1000
seconds. Therefore, in this section, the 50 GHz SiGe HBT lifetime projections at room and cryo-
genic temperatures are introduced based on the MMS method. First, the accelerated stresses were
carried out with four different emitter current densities JE (10 mA/µm2, 26 mA/µm2, 28 mA/µm2,
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and 30 mA/µm2) at a fixed VCB (3 V) and stress temperature (300 K). Figure 66 shows the base
current degradation profile at VBE = 0.7 V for each stress condition at 300 K. Interestingly, the four
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Figure 66: Base current degradation profiles for four emitter stress current densities with fixed VCB
(3V) at 300 K.
degradation curves are very similar to each other. With higher stress current density, the degradation
rate is faster, and the damage curve shifts toward the direction of time decreasing. When using a
10% IB change as a criterion, the time for each stress condition can be obtained. At 85 K, a similar
trend can be found for three different JE (26 mA/µm2, 30 mA/µm2, and 35 mA/µm2). Figure 67
shows the base current degradation trend for each stress condition at 85 K. Again, the time to reach
the 10% IB change was recorded. Note that the "projected VBE" is used to keep pre-stress base cur-
rent constant in order to determine the initial (pre-stress) VBE point at 85 K. In this measurement,
the base current at VBE = 0.7 V is taken from the pre-stress 300 K Gummel, then this base current
is projected to the 85 K pre-stress Gummel to reveal the corresponding VBE (≈ 1.01 V). This VBE
is referred to as the "projected VBE". All post-stress base currents at 85 K are based on this VBE
point.
Once all the time points that meet the criterion were obtained at both temperatures, Figure 68
was plotted and used to estimate the device lifetime under given current densities. The inferred
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Figure 67: Base current degradation profiles for three emitter stress current densities with fixed
VCB (3V) at 85 K.
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Figure 68: Inferred lifetimes at both 300 K and 85 K by Mixed-Mode Stress.
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lifetime τ is clearly longer at cryogenic temperatures, which is consistent with Figure 59. Fig-
ure 68 suggests that to satisfy the 10-year lifetime requirement the device has to work under around
4 mA/µm2 at 300 K with VCB = 3 V, while approximately 10 mA/µm2 at 85 K with the same
VCB. That means that the device can have both better current output driving capability and better
reliability at lower temperature at the same time, which is a good news for circuit designers.
As discussed earlier, the base current degradation is caused by the hot carriers generated during
MMS. Reverse-EB stress can also generate hot carriers, creating traps at the EB spacer and inducing
base current leakage. Figure 69 shows how the inferred lifetime for 50 GHz SiGe HBTs (5AM) is
much worse at 85 K than at 300 K using the current-accelerated method [18] where the configuration
consists of an open collector and the current is injected into the emitter to bias EB junction reversely.
The reliability is worse in cryogenic environments due to the longer mean free path of hot carriers
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Figure 69: Inferred lifetimes at both 300 K and 85 K by reverse-EB Stress.
at lower temperature. The lifetime extraction results are so different that this again suggests there
are different damage mechanisms for MMS and reverse-EB stress.
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4.4 Mixed-Mode Stress At High Temperature
Previous sections have shown how SiGe HBTs easily withstand cryogenic temperatures during
MMS. This section will focus on MMS reliability at high temperatures. The devices in these tests
used IBM 7HP SiGe BiCMOS technology.
Based on the reliability performance of SiGe HBTs at cryogenic temperatures and the current
sweep stress results over a range of temperatures, the reliability of SiGe HBTs is expected to be
worse at high temperatures. Theoretically, the approach used in Figure 59 can be implemented here
again. However, this is not easy for real measurements as at high temperatures, the aluminum pads
(emitter, base, and collector contact) melt slightly, making it hard to maintain a good contact. The
Gummel curves can’t be perfectly overlaid, introducing large measurement errors.
Here, I introduce a model to normalize the degradation ratio from high temperature to room
temperature. Assuming that the base current degradation is proportional to the trap density, the base
degradation current can be modeled as:
∆IB = Ntrap × Is(T ) × (eqVBE/nkT − 1) (23)
where Ntrap is the number of traps and Is(T) is the recombination saturation current caused by one
trap. Is(T) is a function of ambient temperature, but Ntrap does not change after stress. The total
base current IB is:
IB = IB0 + ∆IB (24)
where IB0 is the base current excluding the current due to stress induced traps. All IBs are functions











where IB(x), IB(1000), and IB,pre are the measured base current at stresses lasting x seconds, 1000
seconds, and pre-stress, with fixed VBE and temperature.
During the measurement, IB,pre at room temperature is recorded first. Then the ambient temper-
ature is raised to an assigned high temperature, and IB,pre is read again. After 1000 second stress
(IB is measured at assigned time points), the device is cooled down to room temperature, and IB,post
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IB(x) at room temperature is the only unknown variable. Thus, it can be easily calculated out.
Figure 70 shows the results at pre-determined stress time points. The DUTs were stressed over a
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AE = 0.2x4.0 µm2
ST–EM = nom.
JE = 30 mA/µm2, VCB = 3 V
T = 298 K
Figure 70: Base current damage ratio vs. 1000/Tjunction at different time points at room temperature.
temperature range of 25 ◦C to 125 ◦C by 30 mA/µm2 + 3.0 V for time cumulative stress technique.
Clearly, up to 100 ◦C (or Tj = 770 K) additional traps were generated with increasing temperature.




In this chapter, reliability issues for 50 GHz SiGe HBTs were examined at cryogenic temper-
atures (down to the temperature of liquid nitrogen) for emerging mixed-signal cryogenic circuits.
Comprehensive mixed-mode reliability stress data for these SiGe HBTs were measured from 300 K
and 85 K. The thermal resistances over temperatures were extracted in order to evaluate the impact
of the self-heating at low temperatures. The low-frequency noise performance at room temperature
and cryogenic temperatures was explored as a function of stress condition. 2D MEDICI simula-
tions were also used to better understand the reliability physics. The inferred lifetime from MMS
was compared with that due to reverse-EB stress at 85 K. The results showed opposite trends, in-
dicating that different damage mechanisms were involved. The last section examined MMS at high
temperatures with 7HP SiGe HBTs.
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CHAPTER V
CONCLUSIONS AND FUTURE WORK
The contributions made by this work can be summarized as follows:
1. A comprehensively Study of the Mixed-Mode Stress (MMS) across multi-generation SiGe
HBTs was conducted, including the development of a new time cumulative stress technique.
The result revealed the effect of impact ionization for MMS [23][24]. The current sweep
stress technique was used to reveal the role of self-heating effect in the MMS [25].
2. The temperature-dependent damage threshold was determined using current sweep stress,
after which the P/A and scaling issues for MMS were explained [25].
3. 2D MEDICI simulations using lucky-electron gate current model were implemented success-
fully for MMS study [23][24][62].
4. After conducting the first assessment of the reliability of SiGe HBTs at extreme temperature
environment by the MMS, the inferred lifetime at cryogenic temperatures were extracted for
mixed-mode stress, and compared with the lifetime extracted by current-accelerate reverse-
EB stress [62].
The two main effects that have been found for MMS suggest a promising series of research
studies that can be performed in the future:
1. A study of the hot carrier transport for MMS. In addition to high junction temperature and
avalanche breakdown during the MMS, the hot carrier scattering can also be achieved by
optical phonons, or even photons. To accomplish the study, special test structures and tests
will be needed.
2. A study of the threshold behavior. This research has demonstrated that the damage threshold
for the current sweep stress (CSS) has a temperature dependency. However, it is yet to be
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determined if Ge profile affects the threshold, and the threshold behavior changed across the
device generations.
3. A study of the reliability of the SiGe HBTs at deep cryogenic temperatures (e.g. 43 K) using
MMS and other stress techniques (e.g. reverse-EB stress). The study may include a series of
measurement splits: (a) with different Ge profiles, (b) different generations.
4. A study of the trap kinetics. The post-stress annealing measurements for MMS and reverse-
EB stress reveal the different trap kinetics. Recent data from mixed-mode anneal region also
obtained similar results. Thus, further investigation of this behavior is required to understand
the trap kinetics.
5. Building a lifetime model. This model should take into account both impact ionization and
temperature dependence, and be consistent with CSS results.
6. Simulation of the self-heating effect in MMS. Currently, both the simulators, MEDICI and
DESSIS, do not converge when the self-heating option is turned on at ultra high input power.
Moreover, Monte-Carlo simulations haven’t yet been tried. Therefore, to further probe the
damage physics under MMS, MC simulation and simulations with self-heating effect turned





The following MEDICI code was used for the 7HP SiGe HBT mesh generation.
TITLE SiGe HBT simulation






assign name=ge1 n.val=0.235 (Ge profile: 23.5%)
COMMENT Specify a rectangular mesh
MESH out.fil=mesh.msh
X.MESH L=-0.8 N=1
x.mesh width=0.8 n.spaces=10 h2=0.03
x.mesh width=0.22 h1=0.03 h2=0.03





y.mesh depth=0.6-@y3 h1=0.0025 h2=0.005
y.mesh depth=0.23 h1=0.005 h2=0.04
eliminate rows x.min=-0.8 x.max=0 y.max=0.14
eliminate rows x.min=-0.8 x.max=0 y.max=0.14
eliminate columns y.min=0.4
COMMENT Region definition
$region NUM=1 silicon y.min=0 y.max=0.1493
$region num=1a silicon y.min=0.1493
region num=1a SiGe y.min=0 y.max=@y1 x.mole=0 x.en=0 y.linear
region num=2 SiGe y.min=@y1 y.max=@y2 x.mole=0 x.end=@ge1 y.linear
region num=3 SiGe y.min=@y2 y.max=@y3 x.mole=@ge1 x.end=0 y.linear
$region num=4 SiGe y.min=@y3 x.mole=@ge1 x.end=@ge1 y.linear
region num=4 silicon y.min=@y3
region num=5 oxide x.max=0 y.max=0.14
region num=6 oxide x.max=-0.3 y.min=@y3
COMMENT Electrodes
ELECTR NAME=Base Y.MIN=0 Y.MAX=0.15 x.max=-0.2
ELECTR NAME=Emitter x.min=0 x.max=0.22 top
ELECTR NAME=Coll BOTTOM
COMMENT Read in impurity profiles from ASCII (SIMS data)
$ dope the whole structure (n-epi)
profile n-type uniform n.peak=1e13
$ extrinsic base to connect the intrinsic base to electrode
profile p-type x.max=-0.1 y.min=0 n.peak=1.5e19 y.max=0.28
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+ x.erfc y.char=0.08 x.char=0.05




$ collector doping (lateral extension not real)
profile 1d.ascii in.fil=phosm.dat
+ y.column=1 n.column=2




Profile 1d.ascii in.fil=asm.dat x.min=0 x.max=0.28 x.erfc x.char=0.015
+ y.column=1 n.column=2
Regrid x.min=-0.08 x.max=0.00 y.min=0.14 y.max=0.2 x.spacin=0.005





The code listed below was used to determine the initial biasing conditions. The following se-
quence is used: sweep VBE to reach the desired current density, then sweep VCB to reach the as-
signed number. The self-heating option was turned off due to convergency issues.









$plot.2d FILL grid (If want to see the mesh structure)
$ELECTR NAME=Sink y.min=0.7 Thermal (If turn on the self-heating, add this electrode)
$save out.file=mdc.msh
call file=s300.inp (call model and parameters setup)
SYMB NEWTON CARRIERS=2 ELE.TEMP HOL.TEMP ∧LAT.TEMP (Lattice T is not neces-
sary if self-heating is off)
method damped itlimit=40 stack=10 cont.stk (modify these methods if meet convergency issue)
solve v(emitter)=0 v(coll)=0 v(base)=0 (with self-heating, add T(Sink)=300)
$ VBE loop
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solve v(base)=0 v(coll)=0 v(emitter)=-@ve
assign name=ve n.val=@ve+0.05
l.end
solve v(base)=0 v(coll)=0 v(emitter)=-1.5
$ current BC
CONTACT name="emitter" Current
solve v(base)=0 v(coll)=0 i(emitter)=@ie
$ VCB loop
assign name=vcb n.val= 0
assign name=nstep n.val=61
loop steps=@nstep




plot.1d x.ax=v(emitter) y.ax=I(coll) y.log out.fil=@dirn"fg-IC-T"@temper"K.txt"
+ device=cl/postscript plot.out=tmp.ps
plot.1d x.ax=v(emitter) y.ax=I(base) y.log out.fil=@dirn"fg-IB-T"@temper"K.txt"
+ device=cl/postscript plot.out=tmp.ps
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save out.file=@dirn"stress-"@sufix"-T"@temper"K.tif" all tif
The following codes are for impact ionization simulation setup (models and parameters).
COMMENT s300.inp
MODELS bgn phumob CONSRH AUGER ∧TMPMOB ∧EF.TMP ∧ET.MODEL temp=@temper
+ impact.i ii.nloc=0 (non-local impact ionization)







material nsrhn=1e17 nsrhp=1e17 polysili
material nsrhn=1e17 nsrhp=1e17 silicon
material nsrhn=1e17 nsrhp=1e19 sige
assign name=scale n.val=1 (scale factor)
material polysilicon taun0=@scale*30e-6 taup0=@scale*10e-6
material silicon taun0=@scale*30e-6 taup0=@scale*10e-6
material sige taun0=@scale*30e-6 taup0=@scale*10e-6
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material silicon v0.bgn=@v0 n0.bgn=@n0 con.bgn=@con
material sige v0.bgn=@v0sg n0.bgn=@n0sg con.bgn=@con
material polysili v0.bgn=@v0 n0.bgn=@n0 con.bgn=@con
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A.3 Hot Carriers Calculation
The codes listed below were used for the hot electron calculation. Since MEDICI can’t con-
verge for two oxides at the same time, the gate current analysis must be performed sequentially. It
is preferable for convergency reasons to calculate the STI oxide first, followed by the EB spacer.






load in.file=@dirn"stress-"@mname"-T"@temper"K.tif" tif (load in initial biasing result)
MODELS bgn phumob CONSRH AUGER ∧TMPDIFF ∧TMPMOB ∧EF.TMP ∧ET.MODEL







material nsrhn=1e17 nsrhp=1e17 polysili
material nsrhn=1e17 nsrhp=1e17 silicon
material nsrhn=1e17 nsrhp=1e19 sige
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assign name=scale n.val=1
material polysilicon taun0=@scale*30e-6 taup0=@scale*10e-6
material silicon taun0=@scale*30e-6 taup0=@scale*10e-6 lamhn=9.7e-7 (lamhn: hot electron
scattering mean free path in Si)
material sige taun0=@scale*30e-6 taup0=@scale*10e-6 lamhn=9.7e-7 (lamhn in SiGe is same as
in Si)
material silicon v0.bgn=@v0 n0.bgn=@n0 con.bgn=@con
material sige v0.bgn=@v0 n0.bgn=@n0 con.bgn=@con
material polysili v0.bgn=@v0 n0.bgn=@n0 con.bgn=@con
$ reg: oxide1 mat: oxide is the STI oxide
$ reg: oxide2 mat: insulato is the EB spacer
$ ONLY STI
material oxide eg300=4.00 affinity=2.40 (STI activation energy)
symbolic newton carriers=2 ele.temp hol.temp ∧lat.temp
method damped n.maxbl=40 itlimit=40 stack=10 cont.stk
solve impact.ii gate.cur
save out.file=@dirn"s5hp-"@mname"-sti-T"@temper"K.tif" all tif
plot.3d g.gamt x.min=-0.1 x.max=0.1 y.min=0 y.max=0.8
+ device=cl/postscript plot.out=@dirn"gam-sti.ps"
plot.3d g.it x.min=-0.1 x.max=0.1 y.min=0 y.max=0.8
extract name="g.gamt" expressi="g.gamt" x.min=-0.1 x.max=0.1 y.min=0 y.max=0.4
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COMMENT ONLY EB spacer
mesh in.file=@mname".msh"
load in.file=@dirn"stress-"@mname"-T"@temper"K.tif" tif
MODELS bgn phumob CONSRH AUGER ∧TMPDIFF ∧TMPMOB ∧EF.TMP ∧ET.MODEL







material nsrhn=1e17 nsrhp=1e17 polysili
material nsrhn=1e17 nsrhp=1e17 silicon
material nsrhn=1e17 nsrhp=1e19 sige
assign name=scale n.val=1
material polysilicon taun0=@scale*30e-6 taup0=@scale*10e-6
material silicon taun0=@scale*30e-6 taup0=@scale*10e-6 lamhn=9.7e-7
material sige taun0=@scale*30e-6 taup0=@scale*10e-6 lamhn=9.7e-7
material silicon v0.bgn=@v0 n0.bgn=@n0 con.bgn=@con
material sige v0.bgn=@v0 n0.bgn=@n0 con.bgn=@con
material polysili v0.bgn=@v0 n0.bgn=@n0 con.bgn=@con
material insulato eg300=4.00 affinity=2.40 (EB spacer activation energy)
+ ecn.gc=0 ecp.gc=0
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symbolic newton carriers=2 ele.temp hol.temp ∧lat.temp
method damped n.maxbl=40
solve impact.ii gate.cur
plot.3d g.gamt x.min=-0.4 x.max=0.1 y.min=0 y.max=0.8
+ device=cl/postscript plot.out=@dirn"gam-tre.ps"
plot.3d g.it x.min=-0.4 x.max=0.1 y.min=0 y.max=0.8
+ device=cl/postscript plot.out=git-tre.ps
save out.file=@dirn"s5hp-"@mname"-tre-T"@temper"K.tif" all tif
Following codes are for some typical output results.
COMMENT breakdown
plot.2d BOUND JUNC X.MIN=-0.8 TITLE="5% II GEN" FILL SCALE
+ device=cl/postscript plot.out=@dirn"iigen2d.ps"
CONTOUR II.GENER NCONT=21 COLOR=1
COMMENT current flow
plot.2d BOUND JUNC X.MIN=-0.8 TITLE="5% Flowlines (ii)" FILL SCALE
+ device=cl/postscript plot.out=@dirn"flowlines.ps"
CONTOUR FLOWLINES NCONT=21 COLOR=1
COMMENT POTENTIAL DISTRIBUTION




CONTOUR POTENTIA NCONT=21 COLOR=1
COMMENT E FIELD
plot.1d J.EFIELD Y.START=0 Y.END=0.8 X.START=-0.1 X.END=-0.1 out.fil="jE-vertical-cut.txt"
+ device=cl/postscript plot.out=@dirn"jE-vertical-cut.ps"
plot.2d BOUND JUNC X.MIN=-.8 TITLE="5% E FIELD" FILL SCALE
+ device=cl/postscript plot.out=@dirn"jefield2d.ps"
CONTOUR J.EFIELD NCONT=21 COLOR=1
plot.3d J.EFIELD TITLE="ELECTRIC FIELD MAGNITUDE"
+ device=cl/postscript plot.out=@dirn"efield3d.ps"
COMMENT Lattice T
plot.2d BOUND JUNC X.MIN=-0.8 TITLE="5% LATTICE TEMPERATURE" FILL SCALE
+ device=cl/postscript plot.out=@dirn"latticeT.ps"
CONTOUR LAT.TEMP NCONT=21 COLOR=1
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